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ABSTRACT
The reduction of image reconstruction time is needed to
spread the use of PET for research and routine clinical prac-
tice. In this purpose, this article presents a hardware/software
architecture for the acceleration of 3D backprojection based
upon an efficient 2D backprojection. This architecture has
been designed in order to provide a high level of parallelism
thanks to an efficient management of the memory accesses
which would have been otherwise strongly slowed by the
external memory. The reconstruction system is embedded
in a SoPC platform (System on Programmable Chip), the
new generation of reconfigurable circuit. The originality of
this architecture comes from the design of a 2D Adaptative
and Predictive Cache (2D-AP Cache) which has proved to
be an efficient way to overcome the memory access bottle-
neck. Thanks to a hierarchical use of this cache, several
backprojection operators can run in parallel, accelerating in
this manner noteworthy the reconstruction process. This
2D reconstruction system will next be used to speed up 3D
image reconstruction.
Categories and Subject Descriptors
CAHC [Computer Applications in Health Care]: Com-
puter applications for Medical Imaging
Keywords
3D reconstruction, PET, Adequation Algorithm Architec-
ture
1. INTRODUCTION
Reconstruction of images in tomographic image modali-
ties is cpu intensive and usually postponed. However, real-
time reconstruction of the acquired data in positron emission
tomography (PET) imaging would facilitate positioning of
the subject, detect the potential problem during the acqui-
sition and examine image quality. Real time reconstruction
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is also needed for large scale diffusion of clinical PET exam-
inations, which are used for early detection of cancer, evalu-
ation of disease spread and treatment response. Then, min-
imization of examination duration can decrease the cost of
PET to make its powerful technology more widely available.
The development of new activities such as micro PET, PET
mammography, small animal PET imposes flexible, simple
and fast system.
Image reconstruction is often partitioned into data ac-
quisition, filtering and backprojection. In the past years,
several works [1] on PET data acquisition have increased
quality and speed of acquisition, using specific hardware for
human PET. DSP and/or FPGA provide modular, scalable,
programmable solutions which actually reduce research and
development time and costs. On the other side, backpro-
jection is a widely used technique in the field of tomog-
raphy, including SPECT, CT, multislide CT. Software re-
search and algebraic algorithms have increased the image
quality (artifacts, signal to noise ratio) but are really more
time consuming techniques than classical Filtered BackPro-
jection reconstruction. Moreover, backprojection is a part
of these reconstruction procedures.
There are several implementations of reconstruction sys-
tem on parallel computers [2, 3], on specific hardware like
ASIC or FPGA [4, 5, 6] or with hardware-software architec-
ture [7]. An other strategy is to use the 3D classical pro-
cessors like the GPU (graphic Processor Unit) to accelerate
reconstruction [8]. The main bottleneck of all these kinds of
system is the access to the memory storing the sinograms.
Indeed the parallelization of the reconstruction process is
limited by the bandwidth of the main memory.
In this paper, we present a FPGA-based 2D backpro-
jection operator whose aim is to be used to accelerate 3D
backprojection. The original idea is the way we overcome
the memory access bottleneck thanks to a 2D Adaptive and
Predictive Cache (2D-AP Cache). Afterwards, it has been
build a hierarchical architecture of this cache allowing a par-
allelization of the backprojection. Results in time perfor-
mance are evaluated and compared to standard procedures.
2. GOALS
2.1 3D Backprojection algorithm
Data acquired by the scanner are the Radon Transform
of the body, with distribution function f , and is called the
sinogram, S. The backprojection consists in summing up all
the projection elements p(xr, yr, φ, θ) = Sxr,φ(yr, θ) in order
to reconstruct one voxel (volume element) f∗(x, y, z). The
projection space is a 4D space along (xr, yr, φ, θ). (xr, yr)
are the coordinates on the projection planes :

xr = −x ∗ sin φk + y ∗ cos φk
yr = z ∗ cos θl − (x ∗ cos φk + y ∗ sinφk) ∗ sin θl (1)
The sample values of the two angles of projection are :
8><
>:
φk =
kpi
K
with 0 ≤ k < K
θl =
l ∗ θMax
L
with − L ≤ l ≤ L
(2)
One way to organize the data is to store the projections
elements along (yr, θ) in 2D sinograms Sxr,φk defined by
(xr, φk). Computation of one voxel f
∗(x, y, z) becomes :
f
∗(x, y, z) =
KX
k=0
LX
l=−L
Sxr,φk (yr, θl) (3)
In this manner, 3D backprojection is made up of a selec-
tion of sinograms along (xr, φk) and a course through the
selected sinograms, as shown on figure 1. The sinograms
selection can be done in software and the course through
sinograms accelerated thanks to a dedicated hardware op-
erator as the one presented below. In this way, 3D PET re-
construction made with the 3D-RP algorithm mainly based
on backprojections can be notably accelerated.
xr
θl
φk
yr
Figure 1: Selection of sinograms along (xr, φk)
2.2 2D backprojection operator
This operator computes the backprojection of 2D data. It
can be seen as a basic hardware operator for the 3D backpro-
jection or as a system of reconstruction itself in 2D mode.
In that case, this module reconstructs the pixel (picture el-
ement) f(x, y) from data acquired from the scanner and
stored on one sinogram S. Each column k of the sinogram
corresponds to the orthogonal projection of the body on a
line of r detectors orthogonal to the direction φk =
k∗pi
K
, from
the object x axis. Therefore, the sinogram’s pixel S(xr, φk)
x
y
xr
φk =
kpi
K
Figure 2: 2D Phantom image and its sinogram
is the sum of the image pixels on the Line Of Response
(LOR) of the scanner which is perpendicular at the detector
axis and passing by the detector of coordinate xr :
S(xr, φk) =
X
(x,y)∈LOR
f(x, y) (4)
From this sinogram, the algorithm rebuilds the image f∗
by a backprojection of the K lines of the sinogram on the
reconstructed object :
f
∗(x, y) =
KX
k=0
S(xr, φk) (5)
xr = x ∗ cos φk + y ∗ sin φk + offset (6)
This method is not the exact inverse of the Radon trans-
form. Indeed, it produces star-shaped artifacts and the re-
constructed image is blurred, as shown on figure 3. To im-
prove the reconstruction, one can filter the sinogram but
this is out of the scope of this paper.
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Figure 3: 2D backprojection and star-shaped arti-
facts
2.3 The challenge
As the sinogram is kept in a SDRAM like external mem-
ory, we need an efficient memory management to overcome
its latency and allow a high level of parallelism. Standard
cache based on a linear accesses to memory can’t be a satis-
factory solution because both of their complexity and their
weakness to load the needed data. Indeed, memory accesses
needed to reconstruct one single pixel f∗(x, y) follow a si-
nusoid in the sinogram which is of poor address locality. To
speed-up these memory accesses, a new cache mechanism is
needed. Predicting which pixels the processing unit would
use, will help the cache to download the needed pixels during
the computing process.
3. ARCHITECTURE
3.1 System architecture
A low cost and efficient strategy is to fit the 2D back-
projection algorithm on a SoPC (System on Programmable
Chip). Because of its PCI interface between a PC and the
system, we chose to evaluate the architecture thanks to an
Avnet development board which contains:
• a Xilinx V2Pro with 2 PowerPC processor and 1 Mil-
lion equivalent gate
• 32 MBytes SDRAM
• 2 MBytes SRAM
• 128 MBytes DDR-SDRAM
As one can see on figure 4, the SRAM is shared between the
V2Pro and the host PC through a PCI interface. Thanks
to a synchronisation mechanism the sinogram is transferred
from the PC to the SDRAM and the reconstructed image
from SDRAM to PC.
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Figure 4: System architecture
The 2D backprojection system architecture, illustrated on
figure 4 have three main components :
• a PowerPC 405 which manages the global process
• a hardware 2D backprojection unit
• the external SDRAM which stores the sinogram
The whole system is built around a 64 bits PLB Coreconnect
system bus.
The 2D backprojection unit performs the reconstruction
of several pixels of f∗ of an arbitrary pattern. As shown on
figure 5, this unit is master on the PLB bus and downloads
the needed data from the SDRAM along the reconstruc-
tion process. The 2D-AP Cache module fully exploits the
2D spatial locality which appears when the processing unit
performs the backprojection on a set of neighbouring pixels
and allows an almost non-stopping computing. These mech-
anism are described in section 4 and justified on the next
one.
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Figure 5: 2D backprojection unit architecture
3.2 Increasing temporal and spatial locality
As a single point reconstruction needs to sum the pixel’s
sinogram along a sine curve, memory accesses become a bot-
tleneck if we use a SDRAM to store the sinogram. Further-
more, memory access latency is increased if the 2D backpro-
jection unit is inserted in a SoPC as data has to move from
the SDRAM controller to the processing unit through sys-
tem buses. Indeed, the memory accesses have been a crucial
point for several designs [9]. Spatial locality has to be im-
proved “artificially” because the sine curve one is poor even
considering 2D locality or address locality.
To increase spatial locality, the 2D backprojection unit
performs the reconstruction of a set of neighbouring f∗ pix-
els which could form any arbitrary pattern. For a square
pattern to be reconstructed, 2D locality of the sinogram
pixels appears :
• xr locality comes from the fact that, for a given angle
φk, the n
2 needed sinogram’s pixels are in a segment of
maximum length
√
2∗n pixels, which is the projection
of the n ∗ n square pattern at angle pi
4
. A pixel of this
segment is used
n2√
2 ∗ n =
n√
2
times on average.
• φk locality, for a given position xr, is due to the conti-
nuity of the projection operator. If a pixel (φk, xr) has
been used then we are likely to use the pixel (φk+1, xr).
The sinogram pixels used to reconstruct a set of f∗ pixels
are in the union of all their corresponding projection curve,
which forms a kind of “tube” for adjacent f∗ pixels. This
“tube” itself looks like a sine curve and its height (in xr
axis) depends on φk.
To speed-up the reconstruction process and parallelize it,
we are likely to design a memory hierarchy and store parts of
the sinogram in fast embedded memories to fully exploit the
2D locality of accessed pixels. Temporal locality is obtained
by updating the reconstructed pixel pattern for each φk and
sinogram pixels used are in a xr segment. An efficient strat-
egy would be to compute the “tube” border and download
data before we actually need them but it would be difficult
to design because of this border complex equation.
The 2D-AP Cache is used as the memory hierarchy and
frees us from the design of a complex “tube” border esti-
mation. Indeed, this cache, which behaviour is described
in section 4, dynamically estimates the 2D zone of accessed
pixels and tries to predict future pixels.
3.3 Trade-off between memory and speed
Spatial locality, as demonstrated in previous section, in-
creases with n, the reconstructed block size, and, at an ex-
tremum, would be the most efficient if the whole sinogram
was stored in embedded memory, which is not realistic. Fur-
thermore, as n increases the more we need embedded mem-
ories to store the intermediate data necessary for the recon-
struction process. Indeed, we need memories to store:
• the (x, y) coordinate of each reconstructed pixel, to
compute (6)
• the current sum for angle φk (5)
Their size increases with n2 and may be limited by the
amount of available embedded memory. One has to find
a trade-off between the cache efficiency and the available
memory.
3.4 Parallelism thanks to a hierarchical cache
To reduce computation time, the backprojection operator
is parallelized and a hierarchical memory provides the data
to the modules. In this way, every module gets its data from
one 2D-AP Cache which itself updates its data from a 2D-
AP Cache of a higher level. In our architecture, we have a
two level cache, as shown on figure 6.
This original memory architecture needs only one exter-
nal memory storing the whole sinogram unlike the solution
proposed by [6]. It allows :
• recovery of the external memory and system bus la-
tency
• reduction of data flow to the external memory
The more bus latency is reduced, the more efficient is this
hierarchical memory. A direct connection of the memory to
the backprojection unit would greatly ease a massive paral-
lelization.
4. THE 2D-AP CACHE
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Figure 6: Hierarchical 2D-AP Cache
4.1 The 2D-AP Cache behaviour
Basics of the 2D-AP Cache is to copy 2D zones of the
main image in cache memory to speed-up memory accesses,
as shown on figure 7. It aims at predicting which pixels the
processing unit would use. Doing so we reduce cache misses
while the needed pixels are moving vertically and horizon-
tally. To predict the cached zone position and geometry, we
dynamically measure the mean and pseudo-standard devia-
tion (PSD) of 2D coordinates issued by the processing unit.
Low-pass IIR filters are applied to these coordinates to ob-
tain the mean (filtered coordinates) and the PSD which is
the differential between the current and filtered coordinate.
Assuming an uniform distribution of the points around the
mean, we are sure that most of the points would be included
in a square equal to two times the PSD around the mean
for a short period of time. We can load this zone in cache
to reduce cache misses.
Sinogram
Accessed pixelsCached zones
Data
DataAddresses
Backprojection
2D−AP Cache
2D
SDRAM
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Figure 7: The 2D-AP Cache concept
A tracking mechanism is needed if the processing unit is-
sues coordinates evolving along complex paths. The cached
zone moves each time the computed mean is too different
from the current cache center. Therefore we define a guard
zone around the current cache center as shown in figure 8.
The cache doesn’t move while the mean is inside this guard
zone and moves when it passes it. As we extrapolate a first
order system, at constant speed, the guard zone size is de-
pendent the PSD. Because the mean may be close to the
guard border, the actual cache size is three times the PSD
to keep a security zone around the mean position.
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Figure 8: The 2D-AP Cache zones
To reduce the chip size and to get good performances,
IIR filtering is performed with a single addition. Indeed,
the filters are low-pass first order IIR filters which recursive
equations are sn = atn + (1 − a)sn−1. We note s = fa(t)
and the parameter 1 − c is equivalent to the time constant
of an RC filter. Choosing c a negative power of 2 and the
series s and t in fixed point arithmetic, the product becomes
a simple shift. To keep the cache flexibility, the shift can
be programmable and the issued coordinates can be down
sampled.
4.2 The 2D-AP Cache parameters control
The 2D-AP Cache state is fixed by the following set of
variables:
• P = (xn, yn), pixel coordinate of the last used pixel
• Pf = fa(P ) = (xf n, yf n), mean of P
• d = |P − P f |, current computed PSD
• df = fb(d), mean PSD
• c, current cache center
• v, current cache PSD, which defines:
– g = γv, guard zone size
– t = τv, cached zone size
– s = αv, cache speed
The cache parameters are:
• a, b, the cut-off frequencies
• γ, τ to compute the guard and cached zone size
• α which is the cache speed
The α speed factor has a big influence on the cache stability
because a high α may move the cache too fast. Indeed, if the
cache is too fast, the Pf point can be out of the new guard
zone, which makes the cache move backward. To allow fast
move, the cache is stabilized by forcing the Pf point to the
new cache center. Experiments have proved that such a
mechanism is efficient as shown on figure 9.
Figure 9: Influence of the α parameter (low α and
high α)
4.3 2D-AP Cache architecture
The 2D-AP Cache allows concurrent read accesses from
the processing unit and writes from the system bus master
interface, as illustrated figure 10. Indeed, the cache initiates
transfers on the system bus (CoreConnect bus) when it’s in-
ternal state causes the downloading of a new zone in the em-
bedded memory. The cache’s internal memory is controlled
by a central control state machine which drives the two sta-
tistical analysis modules on each coordinate’s axis. This
control unit also performs the address mapping between the
bus master, the RAM memory and from the processing unit
(here the 2D backprojection unit).
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Figure 10: Cache architecture
The cache is none blocking and allows the user to access
pixels while a new cache zone is loaded if those pixels are
in the common zone between the previous cached zone and
the new. To make the cache stable, cache misses are not
performed while loading a new zone.
5. RESULTS
5.1 Time performance
Simulations and measures on the platform show us that
the hierarchical memory chosen is efficient and allows us to
accelerate noteworthy the 2D backprojection thanks to the
operator parallelization. This is done with only one external
memory storing all data. The results are presented in the
table 1 and show an almost linear acceleration along the
number of operators. These reconstructions are done for a
xmax ∗ ymax = 320 ∗ 320 image (400 blocks of 16 ∗ 16 pixels)
from a sinogram with an angular resolution of K = 512.
System Clock Cycles Time
Software
Pentium 3 (1 GHz) 3,5 s
PPC (VirtexII-Pro) 94 s
Hardware
Ideal 52 · 106 (320 ∗ 320 ∗ 512) 1,04 s
Without cache 52 · 106 ∗ 28 (Ideal∗Latency) 29,12 s
1 unit 78 · 106 1,56 s
parallelized hardware
2 units 42 · 106 0,84 s
4 units 21 · 106 0,42 s
9 units 11 · 106 (simulated) 0,22 s
Table 1: Time acceleration with the backprojection
operator @50 Mhz
Ideally we could execute a reconstruction without dead-
time, that is to say within xmax·ymax·K = 320·320·512 clock
cycles. These ideal performances are degraded on the one
hand by the synchronisation between the hardware operator
and the PPC, and on the other hand by the 2D-AP Cache
performances on the system bus. The measures show us that
the simulations made for one block (320·320) reconstruction
are reliable and can be extrapolated to the reconstruction
of a complete image (512 · 512).
System Clock Cycles Time
Ideal 3 · 109 60 s
1 unit 4.5 · 109 90 s
2 units 2.25 · 109 45 s
4 units 1.125 · 109 22.5 s
9 units 0.5 · 109 10 s
Table 2: Reconstruction time estimated for 3D back-
projection with an overhead of 50%
On the table 2, the computation time for 3D backpro-
jection have been estimated. The final backprojection of
3D-RP algorithm is estimated for the reconstruction of a
xmax · ymax · zmax = 128 · 128 · 63 volume from Siemens
HR+ data with a span of 9, a maximum ring difference of
22 and a mash factor of 0. Each voxel reconstruction needs
to access Nφ ·Nseg = 576 · 5 pixels. So we have to access to
about 3 · 109 pixels in memory. Ideally the reconstruction
can be done in about 3 · 109 clock cycles. We put an over-
head of 50% for the estimation of the reconstruction time
by one computation unit using a 2D-AP cache. This 50%
are an estimation of the degradation due to synchronisation
and cache performance on the system bus. For 2D backpro-
jection, this overhead have been measured and presented on
table 1 : its value is about 50%. Then for the parallelized
hardware, this reconstruction time is divided by the number
of units.
5.2 System complexity
The entire operator has been written in generic and para-
metrizable VHDL and this to quickly explore the different
possible configurations. The cache is entirely modular in
order to measure the effectiveness of the different kinds of
predictive estimators and to ease the design of a hierarchi-
cal cache as well. The table 5.2 gives the complexity of
the system in number of LUT for the synthesis on Xilinx
VirtexII-Pro target.
Block CLB FG
1 unit 1078 2155
2 units 2253 4506
4 units 3877 7753
Table 3: 2D backprojector operator synthesis
5.3 Discussion
Better reconstruction times can be reached by increasing
the computational power and reducing the memory latency.
Indeed, we measured an average latency of 30 clock cycles
on the PLB system bus and the 2D-AP Cache efficiency is
increased for lower system bus latency, as shown on figure 11.
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tency for different amount of displacement (high α
or low cut-off frequencies)
The cache’s load is done by horizontal lines therefore the
time model in each move direction is the following :
• Horizontal move
timeH = (2 ∗ ty + 1) ∗ (Latency + ∆tx
Bandwidth
)
• Vertical move
timeV = ∆ty ∗ (Latency +
2 ∗ tx + 1
Bandwidth
)
Small cache’s amounts of displacement ∆tx cause the load-
ing time mainly dependent on the memory latency. Fig-
ure 11 shows us that one can reduce the loading time by
increasing the 2D-AP Cache movements when the latency
is high. It can be done by reducing the cut-off frequencies
or increasing the speed factor α. Doing so, the cache size as
to be increased and one has to find a trade-off dependent on
the available resources.
6. CONCLUSION AND FUTURE WORK
In this paper, a FPGA-based image reconstruction system
has been presented, implementing the classical algorithm of
2D backprojection. This implementation is a basic hard-
ware operator used by a 3D reconstruction system. The
2D-AP Cache outperforms the bottleneck of memory ac-
cesses. Indeed, the effectiveness of the cache is related to
the implementation of the backprojection, which increases
the spatial and temporal localities. During the reconstruc-
tion, the data needed can be statistically predicted. Then,
the cache can load these needed data before they are actually
used. The 2D backprojection module has been duplicated
for parallelization in a hierarchical way : the spatial locality
ensures that several pixels can be reconstructed simultane-
ously, increasing the reconstruction speed along the number
of operators. As it has been shown, this 2D backprojection
module can be easily used to accelerate a 3D backprojection
as the one used in the 3D-RP algorithm. This accelerated
3D backprojection could be used in the more sophisticated
iterative algorithm as well. These algorithms give better im-
age quality but are much more time consuming. This first
implementation on FPGA is a first step to build a scalable
and flexible reconstruction system.
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